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SUMMARY 
Bit-error-rate tests were performed on a proof-of-concept baseband pro-
cessor developed by Motorola Government Electron1cs Group, under the NASA 
30/20 GHz Technology Development Program. 
~ The asp, which operates at an intermediate frequency in the C-Band, 
~ demodulates, demultiplexes, routes, remultiplexes, and remodulates d1gital 
I ~ message segments rece1ved from one ground station for retransmiss10n to 
another. Test methods are discussed and test results are compared w1th the 
Contractor's test results. 
INTRODUCT ION 
In 1979, NASA initiated a Satellite Communications Program (refs. 1 and 2) 
to develop 30/20 GHz Satellite-Switched Time Divis10n, Multiple Access (SS-TDMA) 
systems with multibeam and on-board processing capabilities. To develop and 
assess essential technology, NASA Lewis awarded a series of contracts in 1979 
and 1980 for the development and production of proof-of-concept (POC) models of 
cr1tical communications equipment. One of these contracts was for a POC model 
baseband processor (BBP) which is shown in figure 1. The BBP is intended for 
use on-board a SS-TDMA advanced commun1cations satellite to route dig1ta1 
message traff1c among antenna spot beams. 
This report is an account of testing that was performed on the POC BBP at 
NASA Lewis, following its delivery in late 1983. 
POC BASEBAND PROCESSOR AND lEST EQUIPMENT 
The BBP is a special purpose processor intended for use on-board a SS-TDMA 
Communications Satellite (refs. 3 and 4). It will demodulate, demultiplex, 
route, remultiplex, and remodulate d1g1tal message traffic segments rece1ved 
from one ground station for retransmission to another. As needed to compensate 
for ra1n fade, the BBP can also provide for forward error correction (fEC). 
When interfaced with an IF matrix switch, the BBP's high-bit-rate modems 
permit rout1ng traffic between fixed and scanning antenna spot beams. Its 10w-
bit-rate modems are used in conjunction with the narrow spot beam scann1ng 
antennas. During each successive frame period (approx 1 ms), a scanning 
antenna dwells briefly upon each ground spot ass1gned to it; each spot includes 
~everal ground stations. Each active ground station transmits, on one of 
several available frequency channels, a burst of message segments so t1med as 
to arrive when 
1nat1ng spot. 
tes TDMA spot, 
frame. 
the satell1te ' s receive antenna dwells looking down at the or1g-
Bursts occur within preassigned time slots. Figure 2 illustra-
frequency channel, and terminal slot organization within a 
The BBP employs a store-and-forward message handling strategy, retransmit-
ting message segments one or twa frame periods after their arrival. As the 
satellite's downlink antenna beams scan spots, previously received uplink mes-
sage segments are transmitted in a sequence so reordered as to arrive at their 
destination spots during their preassigned time slots. Uplink and downlink 
message segments continue to flow in the scheduled sequences and time slots for 
as long as needed to provide demand-assigned connection among ground stations. 
In this manner, collateral traffic occurs among many pairs of active ground 
stations until a major change in connectivity is required. A change in con-
nectivity is accomplished by reprogramming of the on-board control registers 
of the BBP and the scanning beam antenna, from a master control earth terminal. 
The POC BBP includes a representative set of uplink and downlink frequency 
channels; figure 3 shows a simplified block diagram. The baseband core of the 
POC model is the 4-input port to 4-output port digital routing switch and the 
associated set of input and output memories shown in figure 3. A set of input 
(one for each frequency channel) SMSK burst demodulators and output modulators 
(one per beam) provides for IF uplink and downlink connection to the baseband 
core. A 550 Mb/s demodulator receives uplink transmissions at a center (IF) 
frequency of 3456 MHz (bandwidth 830 MHz). It delivers two 275 Mb/s bit 
streams to the routing switch, one comprised of even-numbered bits and the 
other of odd bits. The 550 IF channel is space division multiplexed with the_ 
remaining uplink channels. A single 110 Mbps demodulator or up to four 
27.5 Mbps demodulators share an allocated bandwidth of 166 MHz. The center 
frequency of the 110/27.5 allocated band is 3345 MHz. The 110/27.5 input 
memory receives the baseband data- and delivers a reclocked data stream of 
275 Mbps to the third routing switch input port. Similarly, a 55 Mbps FEC 
channel receives at an IF signal centered at 3511 MHz in a bandwidth of 
166 MHz. The FEC input memory then delivers the reclocked 275 Mbps data stream 
to the fourth switch input. In addition, for development testing purposes, a 
set of input and output baseband channels is provided to by-pass the IF links. 
Control memories, not shown, provide for word-by-word programming of the 
baseband switch connections and for flagging the expected frame position of 
burst transmissions for each uplink demodulator. 
Special lest Equipment (SlE) is provided with the POC model; in figure 4 
is shown a block diagram of the STE. It 1ntludes message source memory, modu-
lators, IF burst switches, noise source, attenuators, summers, demodulators, 
and bit error rate test gear. As in the POC model, modems may be bypassed for 
special test purpose. Also included are a reference oscillator and a timing 
signal generator. 
STE control memories, not shown, provide for continuous output of a frame 
of message data from the several channel source memories. Also, they coordin--
ate burst switching and the comparison of received and transmitted message 
data as needed to provide a variety of Bit Error Rate (BER) statistical data. 
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Both STE and POC are programmed by a desktop computer that 1nterfaces w1th 
all sUbsystems. It can wr1te to and read from all STE/POC control and message 
data memor1es. It establ1shes all 1nput control and message data for any g1ven 
test conf1gurat10n, and establ1shes power levels and s1gnal-to-n01se rat1os; 1t 
also prov1des for sem1-automat1c measurements of channel BER. The computer 1s 
supported by a flex1ble d1sk dr1ve, video d1splay, printer, and plotter; a 
l1brary of message and control data 1s prov1ded on flex1ble d1sks. 
TEST PROCEDURE 
POC BBP test1ng at NASA Lew1s consisted ent1rely of BER measurements. 
W1th the except10n of a manual calibration procedure, these measurements are 
performed sem1-automatically (ref. 5). Types of BER tests are connect1vity, 
redundancy, base11ne, IF power level variat1on, burst, adjacent channel 1nter-
ference, mult1channel, and synchronization. The f1rst two, connectivity and 
redundancy, are benchmark tests to be performed with Modems bypassed. Con-
nect1v1ty demonstrates zero BER for rout1ng of baseband message data from 1nput 
to output v1a several routes. Redundancy demonstrates that a zero BER 1s ma1n-
ta1ned when an alternat1ve set of control memories is dynamically substituted 
dur1ng the BER test. 
All other BER tests are performed with up11nk Modems active. Base11ne 
tests are performed at nominal IF power level; BER is measured both with and 
without the downlink modems active. In each of these tests, only one uplink 
channel 1s act1ve and message data f1lls the entire frame. An except10n is 
Base11ne test1ng of the FEC channel where uncoded data f1lls only 50 percent 
of the up11nk frame; for coded data, every frame contains only two 10-word 
messages. 
IF power level variation tests are very similar to baseline tests, except 
that the downlink modems are by-passed and BER is measured at both higher and 
lower power levels. In both of these test procedures, the continuous message 
data in the uplink frame minimizes the requirement on the burst demodulator to 
acquire and phase-lock to the transmitted carrier frequency. 
In the burst test procedures, uplink transmissions occupy a smaller 
portion of the uplink frame than they occupy in the baseline and power level 
variation series. Three duty cycles of frame message data represented by 
maximum, nominal, and minimum (97, 9, and 4 percent, respectively) are used in 
separate tests of each uplink channel to impose successively more severe 
demands on the capability of the burst demodulators to acquire and phase-lock 
to the uplink transmission. In these tests, only one uplink channel is active 
during each BER measurement. 
In Mult1channel tests, all uplink channels are active simultaneously, but 
BER is measured separately for each message. The Multichannel message data 
format is illustrated in figures 5 and 6. (The same format was used for the 
connect1vity and redundancy tests, where both uplink and down11nk modems were 
by-passed.) 
The adjacent channel 1nterference test procedure 1s designed to assess 
gegradat1on of BER 1n one 27.5 Mb/s channel by applying one or two strong 
adjacent 27.5 Mb/s signals; spac1ng between channels is adjustable. 
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A synchron1zat10n test ser1es 1s des1gned to ver1fy that burst transm1s-
s10ns w1ll be acqu1red by the burst demodulators 1f they arr1ve w1th1n ~60 ns 
of expected arr1val t1me. 
Execut10n of BER tests 1s qu1te s1mple. Test1ng 1s fac1l1tated by auto-
mat1c management of message data, control data, and test execut10n 1nputs and 
outputs requ1red among the BBP, 1ts STE, and the desktop computer based control 
systems. Requ1red message and control data and test operat10ns programs are 
stored on flex1ble d1sks. Operat10nal procedures are well documented (ref. 5) 
and only a few manual operat10ns are needed at the front panel sw1tches of the 
STE/POC to obta1n BER measurement results. F1gure 7 shows a sample test pro-
cedure to test BER of the 27.5-A Hb/s channel for a max1mum length burst mes-
sage (97 percent duty cycle) at nom1nal 1nput power to the up11nk demodulator. 
A documented ca11brat10n procedure 1s also performed per10d1cally. It 
requ1res measurement of 1n-band s1gnal and n01se power at the front panel of 
the STE and of total 1n-band power at the demodulator 1nput port. Correct1on 
factors are calculated and entered 1nto the BER test program wh1ch controls the 
s1gnal-to-n01se rat10 and the level of demodulator 1nput power dur1ng automat1c 
BER test. 
The tests are organ1zed by 1nput of control and message data from flexible 
d1sk f1les to the STE and the BBP. F1gures 5 and 6 1llustrate the most complex 
test message array. A s1mpler example 1s a s1ngle message 1n a s1ngle uplink-
down11nk path, w1th a s1ngle message segment of ten 64-b1t words. The message 
data 1s 1nput to the STE message generator for transmiss10n as the second 
through eleventh words of the uplink channel frame. The generator repeats this 
message continuously at the beginning of each frame. Included at the beginn1ng 
of the message is a two word preamble that is designed to provide information 
needed by the uplink burst demodulator to acquire bit and word synchronizat10n. 
Control data is input to BBP control memories that program, word-by-word, the 
demodulation, demultiplexing, routing, remultiplexing, and remodulation of the 
message segment. In add1tion, control data is supplied to the STE to control 
demodulat1on, BER counter c1rcu1ts, and the automat1c control of the up11nk 
channel signal-to-n01se-ratio and demodulator input power level as the auto-
mat1c BER test program is executed. Also, a replica of the up11nk message is 
set in STE memory for compar1son w1th the e1ght word test message rece1ved at 
the BER counter. . 
TEST RESULTS 
Three sets of BER tests have been performed on the POC model. The first 
and second sets (ref. 6) were done by Motorola engineers and the th1rd set was 
done by NASA Lew1s eng1neers. The first set was done at Ho~orola's plant just 
prior to shipment to NASA Lewis; it culm1nated a several month period of sub-
systems integrat10n and adjustment, and const1tuted a proof-of-concept test1ng. 
The second set was a subset of the f1rst; it was done at NASA Lewis, shortly 
after de11very, and was intended to demonstrate that the POC model was unim-
pa1red after transport to NASA Lewis. In th1s report, th1s second set is 
somet1mes ident1f1ed by 1ts date of occurrence, November 1983. 
4 
The third set of tests was undertaken to confirm the first set and, 
equally important, to provide familiarization with the hardware and operations 
that would be needed for integration of the poe BBP with a projected Communica-
tions Systems Simulator at NASA lewis. The BER testing at NASA lewis was 
performed over a 10 month period. Because of repeated problems with burst 
demodulators, testing was terminated before complete confirmation of prior test 
results. A principal difficulty was that the demodulators did not always lock 
to data transmissions. In some cases, after consultation with Motorola, rela-
tively simple corrective adjustments were made by test engineers. On other 
occasions, adjustments and repairs at NASA lewis were made by Motorola tech-
nical personnel. Ultimately, detailed examination of a modem pair at Motorola 
revealed problems that could not be corrected without factory rework. These 
problems produced phase errors in the demodulator quadrature mixers and bias 
voltage drifts in Modem lSI circuits. To assure that the BBP could be used as 
planned in a NASA lewis communications systems simulator, Motorola recalled a 
subset of the modems for rework and subsequent refit to the BBP. 
All of the BER test data presented here was obtained prior to recall of 
modems; it is compared with results of prior test sets. 
Connectivity and Redundancy Tests 
Table I shows the data for BB to BB BER tests on the 110 Mb/s channel for 
a message sample of 20 billion bits. This is typical of all channels with 
Modems by-passed and represents a benchmark performance of less than one per 
billion BER for baseband circuits. Similar tests are made with the multi-
channel message format shown in figures 5 and 6 to demonstrate routing via 
several important message paths, and also reordering of word sequences with 
zero errors; these are the connectivity and redundancy tests. 
Baseline Tests 
Figure 8 shows baseline test results at NASA lewis for the odd-275 Mb/s 
uplink channel; both IF and BB downlink curves are shown. A comparison of 
results of baseline tests from POC system test results at Motorola, and like 
tests at NASA lewis, is shown in table II. Results are shown as Eb/No 
excess dB beyond the theoretical curve at BER equal to 10-6. In all but 
three channels, the performance at NASA lewis was degraded beyond the design 
goal of 2 dB. 
Power level Variation 
In figures 9 through 14, the effect of power level variation on BER is 
shown for three uplink channels: the 275-odd, 27.5 B, and the uncoded 55 Mb/s 
channels. Curves from post delivery tests and NASA Lewis POC BER testing are 
presented. A complete comparison for all three test series and all channels 
is shown in table III. The performance goal was to be within 2 dB of the 
theoretical curve (ref. 6) at a BER of 10-6. For 12 of the tests summarized 
in table III, task VIII results indicate this goal was met, while NASA results 
1ndicate excess degradation in a number of cases. 
5 
Burst Tests 
Figures 15 through 22 show burst performance of uplink demodulators on 
-27 B, 55 uncoded and coded, and 110 Mb/s channels for the second and third 
sets of BER tests. Table IV shows a comparison of all three sets of burst 
test results. There, it is evident that all channel demodulators met the 2 dB 
goal during task VIII burst testing, but the 55 Mb/s and 27.5 0 Mb/s did not 
meet the goal during post delivery burst testing. In 11 NASA burst tests, the 
2 dB goal was not met. 
Adjacent Channel Interference Tests 
Preliminary BER tests of adjacent channel interference (ACI) are shown in 
figures 23 through 26. These tests were not completed because they require 
the use of the 27 B demodulator, whose performance degradation can be seen by 
comparing figures 23 and 24. 
Synchronization Tests 
The test results are summarized in table V. A comparison of BER curves 
at 10-6 was made on an uplink message shifted ~72 ns (corresponding to an 
early or late arriving message at the demodulator) with an "on time" message 
reference curve measured in the baseline BER performance tests (see table II). 
The 110 Mbps and the 55 Mbps channels were the only channels tested for syn-
chronization. The 550 channel was not fully functional in this mode (ref. 4), 
while the 27.5 B demodulator was unable to synchronize to the early/late mes-
sages at nominal input power levels. It was shown, however, that the 110 and 
55 Mbps channels tested exhibited no degradation due to the ~72 ns data shift. 
Multichannel Tests 
Results of multichannel tests are shown in figures 27 through 30, for the 
27, 55, 110, and even -275 MB/s channels. Shown in all figures are the post 
delivery range of results, "A," and the results of later NASA tests, "B." At 
the time of the latter tests, as is apparent in figure 27, the shortburst BER 
performance of 27 B demodulator had already degraded by three orders of 
magnitude. 
CONCLUDING REMARKS 
POC baseband processor test results at NASA Lewis were mixed. Generally, 
the baseband control and message data circuits were error-free as expected, 
but there were frequent and persistent difficulties with burst demodulators. 
In some cases, test results at NASA show good agreement with results of formal 
proof-of-concept tests performed prior to delivery. Contrary to results of 
formal acceptance testing, there were a large number of demodulator burst test 
results that did not meet a 2 dB goal. (That is, Eb/No was not within 
2 dB of the theoretical curve, at 10-6 BER.) Performance of some of the 
demodulators ultimately became so degraded that they were unable consistently 
·to acquire and lock-up to burst transmissions, particularly at the lower 
6 
levels of 1nput power. As a result of test exper1ence at NASA Lew1s, Motorola 
recalled a subset of the BBP modems for factory re-work, to make them su1table 
for use 1n a projected NASA Lew1s commun1cat1on system s1mulator. 
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TABLE I. - CONNECTIVITY TEST DATA 
[Code gen 10: 3; 110 Mb/s channel.] 
BER test 
errors=O no. of b1ts=4.03E 09 BER=OO.OOEOO 
errors=O no. of b1ts=4.03E 09 BER=OO.OOEOO 
errors=O no. of b1ts =4. 03E 09 BER=OO.OOEOO 
errors=O no. of b1ts=4.03E 09 BER=OO.OOEOO 
errors=O no. of b1ts=4.03E 09 BER=OO.OOEOO 
TABLE II. - BASELINE BER PERFORMANCE 
[Cont1nuous IF nom1nal power uplink/ 
baseband downlink: E/No @ 10-6 
BER; (theoret1cal: 10.6; spec1f1ed: 
12.6 or less.)] 
Channel Pre-de11very system NASA test 
test (dB from theory) (dB from 
theory) 
275 even 1.3 2.0 
275 odd 1.6 2.1 
27.5 A 1.9 .7 
27.5 B 1.1 2.5 
27.5 C 1.5 .8 
27.5 0 1.0 2.1 
110 1.3 2.8 
55 1.3 2.5 
TABLE III. - SUMMARY OF I.F. POWER LEVEL VARIATION TESTS 
[dB (E/N) from theoretical @ 10-6 BER crossing.] 
Channel Goal Contract task VIII Accept. test 
system test at NASA Lewis 
(ref. 5) 
275 even @ -25 dBm 2.0 1.8 1.1 
275 even @ -30 dBm 1.3 .8 
275 even @ -35 dBm 1.8 1.4 
275 odd @-25 dBm 1.7 1.0 
275 odd @-30 dBm 1.6 1.4 
275 odd @-35 dBm 2.1 2.9 
27.5 A @-38 dBm 2.2 2.5 
27.5 A @ -43 dBm 2.0 1.9 
27.5 A @-48 dBm 1.4 1.2 
27.5 B @-38 dBm 1.4 1.7 
27.5 B @-43 dBm 1.1 1.4 
27.5 B @-48 dBm 1.4 1.2 
27.5 C @-38 dBm 2.7 2.7 
27.5 C @-43 dBm 1.5 1.4 
27.5 C @-48 dBm 1.4 1.0 
27.5 0 @-38 dBm 1.2 2.0 
27.5 0 @-43 dBm 1.0 1.7 
27.5 0 @-48 dBm .9 2.5 
110 @-32 dBm 1.0 .9 
110 @-37 dBm 1.3 .9 
110 @-42 dBm 1.5 1.6 
55 uncoded @-35 dBm 1.5 3.3 
55 uncoded @-40 dBm 1.3 3.1 
55 uncoded @-45 dBm 1.5 3.2 
55 coded @-30 dBm, MCOA 1.8 2.8 
55 coded @-45 dBm, MCOA 1.1 2.1 
55 coded @-30 dBm, MCOB 1.9 2.8 
55 coded @-45 dBm, MCOB , 1.0 2.1 
aCoded tests were not performed at -45 dBm. 
NASA test 
2.2 
2.0 
1.9 
2.4 
2.2 
2.8 
2.2 
1.1 
.9 
2.0 
2.4 
3.6 
2.4 
1.2 
.7 
1.6 
1.3 
1.8 
.1.6 
1.7 
2.2 
3.2 
3.2 
3.5 
2.9 
(a) 
2.6 
(a) 
TABLE IV. - SINGLE CHANNEL SINGLE BURST TESTS 
[dB (UN) from ,theoretical. @ 10-6 BER crossing.] 
Channel/burst Goal Contract task VIII Accept. test NASA test 
length system test at NASA Lewis 
275 even/max. 2.0 1.1 1.1 
275 even/nom 1.1 .8 
275 even/min. 2.0 1.7 
275 odd/max 2.0 1.2 
27.5 A/max 1.7 1.7 
27.5 B/max 1.6 1.7 
27.5 B/nom 1.3 1.7 
27.5 B/min 1.6 2.0 
27.5 C/max 1.6 1.4 
27.5 D/max 1.7 2.4 
110/max 1.1 .8 
1l0/nom 1.2 1.1 
110/min 1.6 1.3 
55/max 1.3 2.9 
55/nom 1.2 2.9 
55/min 1.5 3.2 
TABLE V. - SUMMARY OF SYNCHRONIZATION TESTS 
[Continuous IF nomlna1 power up11nk/baseband 
downlink: dB degradation @10-6 BER.] 
Channel Task VIII system NASA test 
test 
275 even-early message Demod unlocked Demod unlocked 
275 even-late message l 1 
275 odd-early message 
275 odd-late message 
27.5 B-early message 0 
27.5 B-late message 0 
1l0-early message 0.2 0 
110-late message 0.2 ! 55-early message 0 55-late message 0 
2.1 
2.0 
2.6 
2.2 
1.2 
2.4 
2.5 
3.3 
1.2 
1.8 
1.3 
2.2 
2.4 
3.0 
3. 1 
3.4 
Uplink 
CPS 
Figure I, - Proof-of-concept model base band processor. 
"Phoenix" spot time slot 
7 
r T" Frequency /.7 Ime -r------. / fn r--1 .----. I 
~ni II 
1 ms 
Up to 16 simultaneous 
FOM channels 
h .... , --.... r--,--'I,r--1'---' r---1 
Orderwire .. j ,', 
Terminal / '- Guard time 
No. 14 burst...J 
"Phoenix" Downlink 
CPSL-------~--------------_+------------------------~'lms 
Orderwire ..J 
/ 
/ 
spot time slot 
/ 
/ 
L Terminal No. 14 
time slot 
Figure 2. - Organization of spot beam and terminal burst time slots withing the frame period of a FDMITDMA system. 
Uplink 
CPS IF 
Even bypass input (275) 
Odd bypass input (275) 
Bypass data inputs (5) 
I-110 
27.5 
Demods 
55 
Demod 
(2 Bit soft 
decision) 
Bypass data input 
FEC input 
memory 
110/27.5 
Input 
memory 
FEC 
output 
memory 
Even 
input 
4x4 
Routing 
switch 
Even 
output 
mem 
220 Output 
memory 
Odd bypa ss output 
Encoder 
Switch mon itor 
J------i .. ~ port 
Figure 3. - Simplified block diagram of pac Baseband Processor. 
Downlink 
220 ICPS IF 
Modulator 
Downlink 220 bypass path 
calculator 
bus 
, V9L9 Uti" I 
nInihl IF IF 
Calculator ... "JI" 
bus I Ilala aen I ......... 
Control 
Baseband 
bypass data 18~ 3 
Control inputs 
I I 
Baseband 
Proof bypass data 
outputs 
Bit of 
error concept 
rate model 
tester (POC) 
t;J lJ1LJ .. attn II 
110/27.5 
Control 
Data 
gener-
ators 
-' 
L9 II Control 
IF 
----I 
2: IF 
Control 
Control 
Control 
Figure 4. - Simplified block diagram of Special Test Equipment for POC Baseband Processor. 
Frame 
boundary, 
I , 19 
! ,3 li 20 
27.5A @ MSG 15 a 
I ,3 14, , 15 I II 
27.5B @ MSG 1 a 
27.5C 
110127.5 
Channel 
I I 3 
MSG 20 
MSG 18 
MSG 19 
,29 
I r30 
II 
39, 40 
I, 
A MSG 16 
r 27.5 to 110 
60, I Rate switch (61) i Frame 
\ I I boundary 
_108 
! - I 
-I I 
i I 
27.50 MSG 17 MSG 21 
110~~ 
,52 
I 
I 
, 100 
I 
I 
r 104 
I 
I 
MSG 11 
154 -,r 155 
II 
II 
355 -, r 358 
II 
a 
428-, 
I 
I 
MSG 12 8 432 
215 " \ 
55 Channel"':"':'""".:..:...t.""""~.:..:...t.~c.u;.<L.""':":';:'::':::"'=---"':":"':""-"-~'"'I-1 __ ...:..:..:M.::,;SG:...,::13:....-_____ ...:..:..:M.::,;SG:....:.:14:....-___ .JI 216 
I Frame 
i boundary 
I 
I 
Notes: 
MSG 13, 
(l) Shaded areas represent guard word areas 
I 
I 
Coded to 
uncoded switch 
[""" 593. 
Ir595 II r 613 
r MSG II :r616 
I 19 JI II 
r 624 
I r 732 
Ii r 742 
Iii 
I 
1'-820 I r 829 
II 
,I 
II I: 
(2) Messages I, 12, 14, 18, 20, and 21 are mapped into output memory with work order reserved to demonstrate word-by-
word routing 
(3) Message 2 is coded on uplink 
(4) Messages 1 and 2 are coded on downlink 
(5) Message length refers to number of words in full message w/preamble 
Figure 5. - Multi-channel message format for testing low data rate channels of P. D. C. Baseband Processor. 
,790 795 
I r 
I I I r 798 
I I I 
r 810 
I 
I 
W~~ 
MSG 22 
U/L Frame 
boundary 
531.., 
Frame I r 285 
position-i 5 I r 301 : r 540 r 1020 I 
I I I I I 
I I I I I I 
MSG 3 MSG 5 MSG 7 MSG 9 
Uplink 
275 Odd U MSG 4 f2:1 MSG 6 V:l MSG 8 J 0V1 ) Wh0a 
r 453 I 462 ["" 476 
I I I MSG 23 
DlL 'com, , , • 
boo""'" ~ \: , , l W~. Fra~.e_lrtO -===-----= ~ 7 ~ 
.",'000 I "to ,I 
lW'$M·I7$/7~~ 1/& i:m'$/////1 
\ ~ 453 
: r 476 
.1 I 
6 i I 175""fI II I I MSG2~ 
'! I! lll!m??01~ Downlink II :1___ 
I II I I 
2750ddU 5 J 9 (~8 [1 4 1:0"& 
Notes: 
m Shaded areas represent guard word areas 
(2) Messages 5, 6, 7, and 8 are mapped into the output memories with word order reversed to demonstrate 
word-by-word routing 
(3) Messages on downlink appear two words shorter due to removal of uplink preamble (2 words) 
Figure 6. - Multi-channel message format for testing high data rate channels of P. O. C. Baseband Processor. 
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~llltch 
PI'I\l'rOn 
Conlrol Sourel' 
CPS :\'ui~e 
TrunkinjZ ~l'i~e 
CPS RF Out put 
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~n 
0:0; 
RnlOTE 
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OFF 
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OFF 
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~ FilE-nalllP 
l'PUATE 
I'HF.SET 
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P:!7A:\1 
I.I.:U." Wilh ~~"Iem lli .. k ;";(1.1; in thE' cli ... k drhE- Ilt'rf"rm a HER It',t nn Ihl' :!7.:';\ uplink.1I IF .md til\" 
:!:!II 11"\\nlink at h.I .. t'llo\ncl \\ ilh thE' h,I]',\\ ill;': 1"'lIl11"lncl~: 
UEI{ Bl·HST 
S.I\t' clal,1 "11 dl"~'.' yF .. "'i 
F.ntt'r repli",1 hlt"~ H:.!7A\1 
EIlIt'rHEH l),llh 
Irbt"rt Di .. k ~Iilh Dilid File. ('"nlilllle IS.nll'llI Di ... k =2.;1 
Enter message to 
~t'III11;': HEH IPIl!r .. 1 1Ilt'"1II"l\ 
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F.nlt'C IF It'H'1 
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Fiqure 7. - Sample operating instructions for automatic bit-error-rate testing. 
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10-3 
10-4 
10-5 
10-fl 
10-7 
10-8 
April 25, 1984 
Theoretica I 
275 Odd IF-BB 
275 Odd IF-IF 
Figure 8. - Ber performance of 275 odd mb/s channel 
in baseline tests, April 1984. 
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ID 
Nov. 18. 1983 
10-1 
Theoretical 
0 275 Odd at -25 dBm 
0 275 Odd at -30 dBm 
10-2 0 275 Odd at -35 dBm 
10-3 
10-4 
10-5 
10-{i 
10-7 
10-9 L-._.L-_..I.-_..I.-_..I.-_..I.-_-'--_-' 
4 6 8 10 12 14 16 18 
Eb/No. dB 
Figure 9. - 275 Odd channel ber performance in I. F. 
power level variation test. Nov. 1983. 
10-6 
May 22, 1984 
Theoretical 
o 275 Odd at -25 dBm 
o 275 Odd at -27 dBm 
<> 275 Odd at -29 dBm 
~ 275 Odd at -31 dBm 
t:::.. 275 Odd at -33 dBm 
\1 275 Odd at -35 d Bm 
Figu re 10. - 275 Odd chan nel ber performance in I. F. 
power level variation test, May 1984. 
Nov. 18, 1983 
Theoretical 
27. 5B at -38 dBm 
27. 5B at -43 dBm 
27. 5B at -48 dBm 
10-9 '--_-'--_...1--_-'-_-.1..._--'-_--'_--1 
4 6 8 10 12 14 16 18 
EblNo, dB 
Figure II. - 27.5B Channel ber performance in I. F. 
power level variation test, Nov. 1983. 
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~ 10-5 
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..!. ;:a 
1O-fJ 
May 23, 1984 
Theoretical 
0 27. 5B at -38 dBm 
0 27.5B at -40 dBm 
0 27. 5B at -42 dBm 
/::;. 27. 5B at -44 dBm 
~ 27. 5B at -46 dBm 
TV 27. 5B at -48 dBm 
10-9 '--_.L..-_.L-_...l.-_-'--_-'--_-'-_-' 
4 6 8 10 n M M U 
Eb/No, dB 
Figure 12. - 27.5B Channel ber performance in I. F. 
power level variation test, May 1984. 
Nov. 22, 1983 
Theoretical 
o 55 Un coded at -35 dBm 
o 55 Uncoded at -40 dBm 
<> 55 Uncoded at -45 dBm 
10-6 
10-9 L-_L-_L-_.L-_.L-_.L-_.L-----l 
4 6 8 10 U U 
Eb/No, dB 
16 18 
Figure 13. - 55 mb/s Channel ber performance in 
I. F. power level variation test, Nov. 1983. 
May 24, 1984 
10-1 Theoretical 
0 55 Uncoded at -35 dBm 
0 55 Uncoded at -37 dBm 
10-2 <> 
55 Uncoded at -39 dBm 
l:> 55 Uncoded at -41 dBm 
~ 55 Uncoded at -43 dBm 
\1 55 Uncoded at -45 dBm 
10-3 
10-4 
.:!l 
'" L. :... 
10-5 ~ 
~ 
<D 
10-6 
10-7 
10-8 
10-94 8 10 12 14 16 18 
Eb/No, dB 
Figure 14. - 55 mb/s Uncoded ber performance in I. F. 
power level variation test, May 1984. 
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Theoretical 
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<> 27.SB min 
10-4 
10-5 
10-6 
10-7 
10-8 
10-9 4 L... _....J..._-:!--~-~--:L----:L:--~ 
Figure 15. - 27.5B Channel ber performance in burst 
length variation test, Nov. 1983. 
10-4 
2 
~ , 
.... 
10-5 0 :: 
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10-7 
tMy 18, 1984 
Theoretical 
o 27.5B max 
o 27.5B nom 
<> 27.5B min 
Figure 16. - 27.5B Channel ber performance in burst 
length variation test, May 1983. 
Nov. 22, 1983 
Theoretical 
55 Uncoded max 
55 Uncoded nom 
55 Uncoded min 
10-9 L--'-----'-----'-------,-'----c:'-:---:-':---=' 
4 10 12 
Eb/No, dB 
Figure 17. - 55 mb/s Uncoded ber performance in burst 
length variation test, Nov. 1983. 
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o 55 Uncoded max 
o 55 Uncoded nom 
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10-{i 
10-9 L--_.l-_.l...-_.1..-_-'--_...I-_..L-_-' 
4 6 8 10 12 14 16 18 
EbiNo, dB 
Figure 18. - 55 mbis Uncoded ber performance in burst 
length variation test, May 1984. 
Nov. 22, 1983 
TheoretiC'll 
o FEe at -30 dBm, MeD B 
o FEe at -45 dBm, MeD B 
Figure 19. - 55 ms/s Coded ber performance Nov. 1983. 
June 14, 1984 
Theoretica I 
o FEC-3Q dBm, MCD B 
o FEC-34 dBm, MCD B 
o FEC-38 dBm, MCD B 
b. FEC-42 dBm, MCD B 
10-4 
.!!l 
'" .... L 10-5 0 :: 
<1> 
~ 
co 
10-6 
10-7 
Figure 20. - 55 ms/s Coded ber performance, June 1984. 
Nov. 21. 1983 
Theoretical 
llO max 
no nom 
no min 
Figure 21. - no mb/s Channel ber performance in burst 
length variation test. Nov. 1983. 
Sept 4, 1984 
Theoretical 
110 max 
UOnom 
110 min 
10-9 '--'-_-':-_-'---'-_-:'-_-:'-_-' 
4 W U M ~ 
Eb/No; dB 
Figure 22. - 110 mb/s Channel ber performance in burst 
length variation test. Sepl 1984. 
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10-4 
10-5 
10-6 
10-7 
Nov. 21, 1983 
• Theoretical 
o .. 1 Adj. at +OdB 
o 1 Adj. at +5 dB 
<> 1 Adj. at +10 dB 
10-9 L-_L-_L-_L-_..I..-_..I..-_...L.-_...l 
4 6 8 10 12 14 16 18 
Eb/No, dB 
Figure 23. - 27. 5B Channel ber performance, adjacent 
single interferor spaced at 1.5R, Nov. 1983. 
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4 6 8 
June 6, 1984 
Theoretical 
o I Adj. at +OdB 
o 1 Adj. at +2dB 
o I Adj. at +4dB 
f:, 1 Adj. at +6 dB 
~ I Adj. at +8dB 
\l I Adj. at +10 dB 
12 14 16 18 
Eb/No, dB 
Figure 24. - 27.5B Channel ber performance, adjacent single 
interferor spaced at 1. 5R, June 1984. 
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Nov. 21. 1983 
Theoretical 
o 2 Adj. at +OdB 
o 2 Adj. at +5 dB 
<> 2 Adj. at +10 dB 
10-4 
10-5 
10-6 
10-7 
10-9 L-_.l...-_.l...-_.l...-_.l...-_..L-_..L-_...L-_...J 
4 ~ 
Figure 25. - 27.5B Channel ber performance, dual adjacent 
interferors spaced at l.5R. Nov. 1983. 
June 7. 1984 
Theoretical 
o 2 Adj. at +OdB 
o 2 Adj. at +2 dB 
o 2 Adj. at +4dB 
t:,. 2 Adj. at +6 dB 
~ 2 Adj. at +8dB 
'V 2 Adj. at +10 dB 
Figure 26. - 27.5B Channel ber performance, dual adjacent in-
terferors spaced at 1. 5R. June 1984. 
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Figure 27. - Comparison of 27.5B mb/s channel ber 
performance in multi-channel tests on message #19 
A: Nov. 1983 tests; B: Sept. 1984 tests. 
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t 10-5 
'f' 
:!::: 
a> 
10-6 
Figure 28. - COl11parison of 55 I11b/s channel ber per-
forl11ance in l11ulti-channel tests; data col11bined frol11 
l11essage #13 and #14 tests. A: Nov. 1983 tests; 
B: Sept. 1984 tests. " 
Figure 29. - Comparison of no mb/s channel ber per-
formance In multi-channel tests i data from message 
III and 112 tests combined. A: Nov. 1983 tests; 
B: S epl 1984 tests. 
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<0 
10-2 
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Figure 30. - Comparison of 275-E mb/s channel ber per-
formance in multi-channel tests; data combined from 
message #3 and #7 tests. A: Nov. 1983 tests; B: Sept 
1984 tests. 
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